Abstract-We report for the first time a silicidation technology for surround gate vertical MOSFETs. The technology uses a double spacer comprising a polysilicon spacer for the surround gate and a nitride spacer for the silicidation. Silicided 120 nm nchannel devices show a 30% improvement in drive current in comparison to non silicided devices, but this is accompanied by a small degradation in sub-threshold slope and DlBL. This problem is solved using a frame gate architecture in which the pillar sidewalls are protected from the silicidation process. Silicided frame gate transistors show a similar increase in drive current without any significant degradation of sub-threshold slope or DlBL. For a 120 nm channel length, silicided frame gate vertical nMOSFETs show a 30% improvement in the drive current with an excellent sub-threshold slope of 78mV/decade and a DIBL of 30 mVIV. For an 80 nm channel length, a 43% improvement in the drive current is obtained.
INTRODUCTION
Thin pillar, fully depleted vertical MOS transistors are being researched as candidates for end-of-roadmap CMOS technology because they offer advantages such as improved short channel effects and improved drive current [1] [2] [3] . Surround-gate thick pillar vertical MOSFETs are also of interest because they offer a high drive current per unit silicon area [4] and can be easily integrated in a mature CMOS technology to provide low cost RF transistors. The challenges of vertical MOSF ETs for this application are high overlap capacitance, susceptibility to dry etch damage and the lack of an appropriate silicidation technology. We have previously reported a CMOS compatible Fillet Local Oxidation (FILOX) process for reducing the overlap capacitance [5] and also reported a novel FILOX compatible frame gate architecture ( Fig. 1) , which eliminates device degradation due to dry etch damage [6] . However , to date there have been no reports in the literature on silicidation technologies for surround gate vertical MOSF ETs..
In this article we report a silicidation process for vertical MOSF ETs. The process is applied both to conventional surround-gate devices and frame gate devices. An improved drive current is obtained for both device types , but a small degradation in subthreshold slope and DlBL is observed for the conventional surround gate devices. For a 120 nm channel length, a 30% improvement in drive current is obtained and for an 80 nm channel length, a 43% improvement is obtained.
DEVICE FABRICATION
Boron-doped (0.75-1.25 a.cm) (100) wafers were taken as the starting material and a p-type body was formed by boron implantation and a high temperature drive-in. The FILOX (Fillet Local Oxidation) process [5] used a 70 nm wide nitride fillet on the pillar sidewalls and a 65 nm oxide layerwas thermally grown at 1100°e. The source/drain electrodes were implanted (arsenic, 3 x10
15 em", 110 keY, 7 degree tilt, 4 times) and the nitrid e fillets and pad oxide were subsequently removed. A 2.5nm gate oxide was then grown 3 ) polysilicon gate was deposited and patterned by dry etch. An RTA at I 100°C for 10 or 30 sec was then performed for dopant activation. In the silicid ed wafers, the underlying FILOX oxide was also dry etched just after the gate-etch. A 20 nm oxide layer and a 80 nm nitride layer were deposited and subsequently the nitride layer was dry etched to leave nitride spacers around the pillar sidewall. The 20 nm oxide layer was wet etched just prior to Ni deposition and subsequently a 20 nm Ni layer was deposit ed. A silicidation anneal of 30 sec at 450°C was performed and the unreacted Ni was removed using a piranha solution. In this way, the source/drain regions and the horizontal portions of the polysilicon gate were silicided. Two different device designs were fabricated, as shown in Fig. 1 . In the surround gate device , a polysilicon surround gate is created using deposition and anisotropic etch, whereas in the frame gate (FG) device [6] , a polysilicon frame is lithographically defined around the perimeter of the pillar. The frame gate architecture has the potential disadvantage of a higher overlap capacitance, but this is compensated by the use of the FILOX process which reduces overlap capacitances. Fig. 2 shows a SEM micrograph of a pillar just after FILOX oxidation. The figure clearly shows the 70 nm nitride spacer and the presence of the FILOX oxide at the top and bottom of the pillar. The FILOX oxide is 65 nm, in agreement with expectations. Oxide encroachment of 75 nm can be seen at the pillar top but there is no such encroachment at the pillar bottom. Fig. 3 shows SEM micrographs of the devices just after the nitride spacer process prior to silicidation. For the surround gate device (Fig. 3(a) ), the gate poly silicon spacer thickness at the pillar bottom is 200 nm and there is a 75 nm over-etch at the pillar top. The nitrid e spacer on the polysili con fillet can be easily seen. It has thicknesses of 25 nm and 70 nm at the pillar top and bottom respectively. The remaining FILOX oxide thickness at the pillar bottom is 35 nm. For the frame gate device (Fig. 3(b) ) , the polys iIicon thickness on horizontal surfaces is 230 nm and on the pillar sidewall is 200 nm. The nitride spacers on the vertical sidewalls of the polysilicon gate can be seen and the thickness of the FILOX Fig. 4(a) , the silicided transistors show a significantly improved drive current. The drive currents for a gate voltage over-drive of IV and a Vos of 1.5 V are found to be 180 and 240 IlA/llm for nonsilicided and silicided transistors respectively, indicating a 30% drive current improvement. Below VDs=1V, a nonlinear transistor tum-on effect can be seen in the characteristic of the silicided device. In contrast, for sourceon-top mode of operation in Fig. 4(b) , it can be seen that the drive current of the silicided device is significantly lower than that of the non-silicided device. Possible explanations for this behaviour will be discussed later. 
PROCESS CHARACTERISATION

DISCUSSION
The above results show that the silicidation process has given an improvement in drive current for both conventional surround-gate vertical MOSFETs and frame gate vertical MOSFETs. Fig. 7 shows the output characteristics of frame gate devices with and without silicidation for a channel length 120 nm and for drain-on-top mode of operation. A significant improvement in the drive current can be seen for the silicided devices and there is no non-linear transistor tum-on effect in the characteristic , as was seen in Fig. 4(a) for the surround gate device. The drive currents for a gate voltage over-drive of 1V and a V DS of 1.5 V are found to be 190 and 250 /lA//lm for non-silicided and silicided transistors respectively, indicating a 30% drive current improvement in the silicided device. Identical behaviour is observed during source-on-top mode of operation . Fig. 8 shows the effects of silicidation on the transfer characteristics of frame gate devices for a channel length of 80 nm and for the drain-on-top mode of operation. As for the longer channel length transistors, the drive current of the silicided devices is again significantly improved. However, the leakage current at negative gate biases is higher than that observed in Fig. 5 for the device with a longer channel length. This result can be explained by the deeper SID junctions created with the 30 second RTA at 1100°C. Hence, the GIDL will be higher due to the increased gate-SID overlap. ...~...........~....................................................~............~~'-'-'~..................... has only been demonstrated for pillar diameters of less than 20 nm, where a very strong volume inversion exists in the channel [1] [2] [3] . When only moderate volume inversion is present, the drive current is usually limited by severe SID series resistance effects and the drive current is generally ::;;200 /lA//lm at the bias conditions presented in table I [1 -2] . This indicates that the above silicidation process has delivered a performance comparable to that achievable in fully depleted MOSFETs. The results in table I show that an improved drive current is achieved by the above silicidation process for both surround gate and frame gate transistors. However, the silicided surround gate transistors exhibit a non-linear transistor turnon in drain-on-top operation and a dramatically reduced drive current in source-on-top operation (Fig. 4) . At first sight, these results suggest that the metal contacts on the top of the pillar in the silicided surround gate transistors are rather poor. However, the silicided surround gate devices were measured on the same wafer as the silicided frame gate devices, which have excellent metal SID contacts, as can be seen from the improved values of drive current compared with unsilicided devices (Fig. 7) . It can therefore be concluded that the non-linear transistor tum-on effect observed for silicided surround gate transistors (Fig. 4) is not due to poor metal SID contacts on the top of the pillar. An alternative explanation for this behaviour is structural differences between the frame gate and conventional devices. As can be seen in Fig. 3 , for the frame gate transistor the silicided region is far from the pillar sidewall and the SID junction, whereas for the conventional surround gate transistor it is very close to the top junction around the pillar sidewall. This reasoning suggests that the non-linear transistor tum-on is directly due to the silicidation process on the pillar sidewall. The doping concentration near the junction on the pillar sidewall is lower than that on the pillar top. Hence the silicidation process on the pillar sidewall may be less effective than on the top of the pillar and as a result, a Schottky contact could be formed on the pillar sidewall. This rectifying contact could explain both the Schottky-like behaviour in Fig. 4(a) and the low drive current in Fig. 4(b) . This problem can be solved by giving a longer RTA to create a deeper junction. For a 30s RTA, the non-linear transistor tum-on is not present in the surround gate transistors and a drive current of 402 /lA//lm is obtained at the bias conditions presented in table I . Additionally, the silicidation process may introduce some trapping states on the pillar sidewall.
Some evidence of the presence of trapping states can be seen in the small degradation of the sub-threshold slope in the silicided surround gate transistors. A further contribution to trapping states could come from the additional dry etch step that was used in the silicided transistors to remove the FILOX layer after gate etch [6] . However, the frame gate architecture provides an excellent solution for siliciding vertical MOSFETS. The main disadvantage of the frame gate architecture is increased gate/source and gate/drain overlap capacitance where the polysilicon frame overlaps the top and bottom of the pillar. However, combining frame gate architecture with the FILOX process, as in the current work, provides a thick oxide (typically 20 times thicker than the gate oxide) at the top and bottom of the pillar that compensates for this disadvantage. The overlap capacitance can also be controlled by minimising the polysilicon overlap at both the pillar top and bottom.
CONCLUSIONS
A silicidation technology for surround gate vertical MOSFETs has been described for the first time. The technology used a nitride spacer on top of the polysilicon spacer that is used as the surround gate. The silicided transistors showed a significant improvement in drive current in drain-on-top operation, but a degraded drive current in source-on-top operation. These results have been shown to be due to the silicidation process on the pillar sidewalls at the top of the pillar. This problem has been solved using a frame gate architecture that protects the pillar sidewall during silicidation. Silicided frame gate vertical MOSFETs showed a promising improvement in the drive current. This improvement was 30% for transistors with a channel length of 120 nm and 43% for transistors with a channel length of 80nm.
